


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Purchase History](#)

Welcome United States Patent and Trademark Office


Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)

Results for "((((bypass* or skip* or avoid* or minimiz*) and (conversion* or convert* or translat*) and (..."

Your search matched 8 of 757 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.



» Search Options

[View Session History](#)
[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

IEEE/IET

Books

Educational Courses

IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards.

[Select All](#) [Deselect All](#)

- | | |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <input type="checkbox"/> | 1. Cache design for eliminating the address translation bottleneck and reducing the tag area
Yen-Jen Chang; Feipei Lai; Shanq-Jang Ruan;
<u>Computer Design: VLSI in Computers and Processors, 2002. Proceedings, 2002 IEEE International 16-18 Sept. 2002 Page(s):334 - 339</u>
Digital Object Identifier 10.1109/ICCD.2002.1106791
AbstractPlus Full Text: PDF(1339 KB) IEEE CNF
Rights and Permissions |
| <input type="checkbox"/> | 2. Direct addressed caches for reduced power consumption
Witchel, E.; Larsen, S.; Ananian, C.S.; Asanovic, K.;
<u>Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International Symposium on 1-5 Dec. 2001 Page(s):124 - 133</u>
Digital Object Identifier 10.1109/MICRO.2001.991111
AbstractPlus Full Text: PDF(1094 KB) IEEE CNF
Rights and Permissions |
| <input type="checkbox"/> | 3. SAMIE-LSQ: set-associative multiple-instruction entry load/store queue
Abella, J.; Gonzalez, A.;
<u>Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International 25-29 April 2006 Page(s):10 pp.</u>
Digital Object Identifier 10.1109/IPDPS.2006.1639290
AbstractPlus Full Text: PDF(192 KB) IEEE CNF
Rights and Permissions |
| <input type="checkbox"/> | 4. Piezoelectric transformer for integrated MOSFET and IGBT gate driver
Vasic, D.; Costa, F.; Sarraute, E.;
<u>Power Electronics, IEEE Transactions on Volume 21, Issue 1, Jan. 2006 Page(s):56 - 65</u>
Digital Object Identifier 10.1109/TPEL.2005.861121
AbstractPlus Full Text: PDF(1160 KB) IEEE JNL
Rights and Permissions |
| <input type="checkbox"/> | 5. Improving performance of large physically indexed caches by decoupling memory address
Rui Min; Yiming Hu; |

[Computers, IEEE Transactions on](#)
 Volume 50, Issue 11, Nov. 2001 Page(s):1191 - 1201
 Digital Object Identifier 10.1109/12.966494
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(3100 KB\)](#) | [IEEE JNL](#)
[Rights and Permissions](#)



6. CT image reconstruction using hexagonal grids
 Knaup, M.; Steckmann, S.; Bockenbach, O.; Kachelriess, M.;
[Nuclear Science Symposium Conference Record, 2007. NSS '07. IEEE](#)
 Volume 4, Oct. 26 2007-Nov. 3 2007 Page(s):3074 - 3076
 Digital Object Identifier 10.1109/NSSMIC.2007.4436779
[AbstractPlus](#) | Full Text: [PDF\(611 KB\)](#) | [IEEE CNF](#)
[Rights and Permissions](#)



7. GraphStep: A System Architecture for Sparse-Graph Algorithms
 deLorimier, M.; Kapre, N.; Mehta, N.; Rizzo, D.; Eslick, I.; Rubin, R.; Uribe, T.E.; Knight, T.F.; DeF
[Field-Programmable Custom Computing Machines, 2006. FCCM '06. 14th Annual IEEE Symposi](#)
 April 2006 Page(s):143 - 151
 Digital Object Identifier 10.1109/FCCM.2006.45
[AbstractPlus](#) | Full Text: [PDF\(175 KB\)](#) | [IEEE CNF](#)
[Rights and Permissions](#)



8. Concurrent error detection/correction in the HAL MMU chip
 Chang, D.C.-W.; Saxena, N.R.;
[Fault-Tolerant Computing, 1993. FTCS-23. Digest of Papers., The Twenty-Third International Syn](#)
 22-24 June 1993 Page(s):630 - 635
 Digital Object Identifier 10.1109/FTCS.1993.627366
[AbstractPlus](#) | Full Text: [PDF\(560 KB\)](#) | [IEEE CNF](#)
[Rights and Permissions](#)

[Help](#) [Contact](#)

[Copy](#)

Indexed by
 Inspec